We present a novel Si Multiple Gate Tunneling Field Effect Transistor (MuGTFET) with high-k gate dielectric and metal gate with enhanced electric field by silicide encroachment. The pTFET device exhibits an on-state current of 7μA/μm at V DD of -0.9V and a high I ON /I OFF ratio of ~10 6 for a fin width of 10nm. Low variability of the device performance is reported for the various fin widths. Temperature measurements and TCAD simulations confirm the presence of multiple transport mechanisms which explain the degradation of the subthreshold swing.
Introduction
The Tunnel FET (TFET) is one of the most promising devices to replace the conventional MOSFET for Low Standby Power Technology (LSTP). Its injection mechanism is based on band-to-band tunneling (BTBT) and, consequentely, sub-60 mV/dec subthreshold swing (SS) is predicted with an extremely low off-state current [1] .
The main limitation of these devices is the low drive current due to the relatively large silicon bandgap. In addition, experimental data reported so far [2, 3] are typically below the predictions obtained from TCAD simulations, which consider ideal abrupt junction and, hence, high electric fields in the tunnel region.
In this paper, we present a novel integration scheme to boost the drive current of Si TFETs through engineering of the silicide at the tunneling junction. This method is applied to the FinFET technology but can be extended to other integration schemes.
2. Device fabrication The tunneling devices with a gate length of 150nm were fabricated following a standard processing flow for SOI FinFET technology [4] . The gate stack consists of a 100 nm polycrystalline silicon (poly-Si) layer on top of 5 nm TiN and 2 nm HfO 2 on a 1 nm interfacial SiO 2 layer (Fig. 1) . Highly doped drain and source were formed by ion implantation. Dopant activation and silicide engineering were varied in three splits using different anneals. 1) A low temperature anneal by Solid Phase Epitaxy Regrowth (SPER) activates the dopants but does not fully cure the implantation defects enhancing the Ni piping during the salicidation step. 2) A sub-ms laser anneal (LA) was added to the SPER to anneal the defects. 3) A conventional spike anneal is used as a process of reference (POR). After the annealing, nickel salicidation and standard Cu backend processing were performed. Figure 2 shows the experimental I DS -V GS characteristics for the pTFETs with a fin width of 250nm. In case of SPER anneal, a similar behavior to the one with LA is observed but with a tunneling current more than 3 decades higher and a strong reduction of the tunneling onset voltage. The curve for narrow fins shows an additional enhancement of the current as previously reported in [5] . Gate leakage current is very low because of the use of high-K oxide (with EOT=1.2nm). The good performance uniformity for both wide and narrow fins is shown in fig. 3 .
Results and discussion
The improvement of the tunneling current with SPER anneal is achieved by silicide encroachment under the spacer close to the gate of the device. This is possible, in the case of the SPER anneal, thanks to the presence of residual defects from the As implantation at the N+ source junction. These defects result into the well-known nickel piping effect [6] and to silicide encroachment ( fig.4a ). On the other hand, for LA or POR anneals no silicide encroachement occurs ( fig.4b) . At the P+ junction, the boron implantation does not create defects and silicide encroachment does not take place for any of the anneal conditions.
The presence of silicide encroachment is further confirmed by measurements performed on nMOSFETs processed simultaneously. In the case of SPER anneal, the I DS -V GS curves of nMOSFETs ( fig.5 ) exhibit an additional off-state leakage component compared to the LA case. Furthermore, a shift of the threshold voltage is visible (inset of fig. 5 ). The leakage current in the nMOSFET is likely due to Gate Induced Drain Leakage (GIDL) enhanced by the presence of silicide at the gate edge in the case of SPER anneal as previouly reported in [7] and depicted in fig. 6a . Contrarily to MOSFETs, the silicide-induced high electric field is beneficial for TFET ( fig. 6b) . The presence of an n+ pocket at the edge of the silicide due to dopants segregation can also contribute to boost the tunneling current.
The I DS -V DS charateristics exhibit a good saturation as expected for TFETs ( figure 7) . Figure 8 shows I DS -V GS characteristics for SPER pTFETs with a fin width of 250nm at different temperatures. A weak temperature dependence at large negative gate voltage indicates that BTBT is the dominant mechanism. On the contrary, at lower negative gate voltages (V GS >-0.8V) the strong temperature dependence of the characteristics suggests that other conduction mechanisms are present. Trap Assisted Tunneling (TAT) is one of the possible mechanisms characterized by an activation energy of 0.3÷0.5eV for Si [8] . These values are in agreement with the ones extracted from the experimental data ( fig. 9) . The presence of TAT may be at the origin of the degraded subthreshold swing in these devices. At a low temperature, below 200K, the subthreshold slope does not change anymore and corresponds only to band-to-band tunneling with a value close to 50mV/dec. TCAD simulations including Hurkx TAT model [9] show a degration of the subthreshold swing and a temperature dependence in agreement with the experimental results ( fig. 10) .
4. Conclusions A novel concept to enhance the electric field at the tunneling junction is demonstrated by a controlled silicide encroachment. The Si TFETs with on-current of 7μA/μm at V DD of -0.9V and I ON /I OFF ratio of 10 6 are state-of-the-art for Si TFETs (Table I) . Other techniques to position the silicide next to the gate edge could be used such as Si recessing or spacer engineering. Temperature measurements also suggest that other transport mechanisms than BTBT are present which degrade the subthreshold swing. 
